

Description

[0001] The present invention relates to the transmission of digital signals and faces the problem of transferring a digital stream by subdividing it into a plurality of streams at lower bit rate (hereinafter referred to as derived streams) transmitted in parallel over respective transmission links each exhibiting a respective pass band lower than that of the overall stream to be transmitted.

[0002] This subdivision of a stream into lower bit-rate streams transmitted in parallel is known in the art as "inverse multiplexing".

[0003] A solution of this type is applicable, for instance, to the transmission of a digital video signal (of a band typically ranging from 3 to 13 Mbit/s) over a number (usually between 2 and 8) of transmission links at 2 Mbit/s. It is however understood that the scope of the invention is not limited to this specific example of application.

[0004] Since the individual streams propagate along a transmission network, they generally undergo different delays. At the reception side the need then arises of bundling them again so as to correctly restore the original digital stream.

[0005] The present invention aims at solving this problem in a particularly simple way, without requiring the use - in particular at the level of the end interfaces of the links - of complex and expensive system architectures.

[0006] According to the present invention, this aim is achieved by virtue of a method having the characteristics specifically mentioned in the following claims. The invention also concerns a device for implementing the method.

[0007] The invention will now be described purely by way of a non-limiting example with reference to the accompanying drawings, wherein:

- Figure 1 shows the application environment of the invention in general terms,
- Figure 2 schematically depicts the criteria adopted in the solution according to the invention at the transmission level,
- Figure 3 schematically depicts the criteria adopted in the solution according to the invention at the reception level,
- Figure 4 shows, in more detail and in the form of a block diagram, the possible organisation of a receiving device to be used in the invention, and
- Figure 5, which comprises five time diagrams 5a, 5b, 5c, 5d and 5e arranged one above the other, shows the typical time behaviour of signals present on the device of Fig. 4.

[0008] With reference to the diagram of Fig. 1, the solution according to the invention essentially starts from a digital incoming stream I_a (for instance, an

MPEG video stream). Through an inverse multiplexing operation effected in a corresponding interface 10, the incoming stream is converted into a plurality of digital derived streams I_b at lower bit rate transmitted over a respective plurality of links through a transmission network R of any known type.

[0009] The links are assumed in the sequel to be equal in terms of bandwidth. Though each of them has an individual bandwidth lower than that of the stream I_a , the links guarantee on the whole the availability of a pass band sufficient for the transmission of the incoming stream I_a . By way of an example, the network R may be a conventional public network at 2 Mbit/s, where the transmission is organised according to ITU-T recommendations G.703, G.704.

[0010] At the input of a reception interface 20 there is a set of received streams I_c virtually identical to the set of the streams I_b , but actually modified owing to the different delays suffered by the individual streams, during propagation through the network R. The function of reception interface 20 is to rebuild, starting from the set of streams I_c , an outgoing stream I_d virtually identical to the incoming stream I_a .

[0011] Fig. 2 schematically shows the operation of the interface 10. For simplicity, it has been assumed here that the inverse multiplexing operation is performed by generating, starting from the incoming stream I_a , three derived streams denoted by #1, #2 and #3. Further, it has been assumed here that the digital incoming stream is a continuous byte sequence (the bytes being identified by a respective serial number in the Figures, for sake of clarity), presented at the input of the interface 10 at a rate equal to the sum of the rates available on the transmission links being used. Different solutions are known in the technique to meet this requirement. Since these solutions are well known and as such they are not critical for the purposes of implementing of the invention, a detailed description is not required here. Merely by way of an example, the possibility is mentioned here of inserting the digital stream into ATM cells, leaving to the ATM convergence level the task of generating the filling cells required to obtain the rate of the stream I_a .

[0012] In the exemplary embodiment shown, it has been assumed that the individual incoming bytes are cyclically distributed over the outgoing links in a sequential way.

[0013] An important feature of the invention lies in the fact that the interface 10 simultaneously inserts into all the streams, with a constant periodicity T, a symbol, denoted by S in Figure 2 and consisting of a byte or in general of a bit string, so as to subdivide the transmitted information into time-aligned packets of a same duration.

[0014] Of course, this operation takes for granted that the streams are structured in such a way as to allow distinguishing at their inside the strings S from the other information carried, without imposing a restriction to the

values that the latter may take. The mutual positions of the strings S must not vary during the propagation along the transmission network R. Also in this case, the possible solutions to meet these constraints are dependent on particular implementations of the method. It is also required that all the transmission streams are mutually synchronous: this may be obtained for instance by generating them starting from a common timing signal.

[0015] As an example, in the case of transmissions over networks such as those mentioned above, for the insertion of the strings S one can use a time slot reserved to service information, for instance the time slot TS 16. This solution, though preferential, is evidently not binding for the implementation of the invention.

[0016] The representation of Fig. 3 schematically shows the effect of the propagation over the network R on the various derived streams #1, #2, and #3. In the essence, the most significant effect is that, since the respective transmission links give rise to different propagation times through the network, the relating streams suffer different delays. In the exemplary embodiment shown here, the stream #2 precedes the stream #3 by a time interval (here assumed to be equal to the transmission time of two bytes, but it is obviously an example). Stream #3 in turn precedes the stream #1 by a time interval of the same duration.

[0017] Though being simultaneously transmitted, the three streams under question are thus distributed in time over a time interval assumed to have duration D.

[0018] Nevertheless, assuming that T (i.e. the interval corresponding to the periodicity of insertion of the strings S into the streams #1, #2, #3) is such that D is smaller than T/2, it is always possible to identify a time interval t_0 of a duration greater than T/2, during which no strings or symbols S are received. At the end of each interval t_0 , the first symbol S received arrives from the link that imposes the minimum delay. The symbols S received immediately later, on the other links, precede information bytes which are consecutive and belong to packets initially transmitted at the same instant by the interface 10.

[0019] In the example of Figure 3, starting from any instant in the interval t_0 , the bytes received after the symbols S of the various streams are, in the order, bytes 32, 33, and 31 respectively.

[0020] In the diagram of Figure 4, illustrating the internal organisation of the reception interface 20, references 21, 22 and 23 essentially denote three alignment modules, each receiving at its input a respective stream #1, #2 and #3. The modules 21, 22 and 23 are configured (in a known way) so as to be able to recognise the symbols S and to emit, at the reception instant of any of such symbols, a corresponding pulse signal S_1 , S_2 , and S_3 . The behaviours of these signals are schematically depicted in the time diagrams of Figures 5a, 5b, and 5c, shown for the sake of clarity also in Fig. 4.

[0021] In the example considered here, in which the

symbols S are transmitted in a predefined time slot, the recognition exploits the conventional timing signals relating to the transmission, not shown.

[0022] The signals S_i ($i = 1, 2, 3$) are processed to identify the interval t_0 (Fig. 3). This is obtained by feeding the above signals S_i to a logic OR gate 24. The output of gate 24 (which passes to a "high" level whenever a signal S_i is generated) resets a counter 25 capable of reaching a predetermined threshold (in practice, a preset count) only during the interval t_0 . It is therefore evident that such count is not attained during the interval denoted by D in Fig. 3. As a matter of fact, D is the time interval in which the signals S_i identifying the arrival of the symbols S are generated one after the other. In this respect, reference may also be made to the time diagram of Fig. 5d.

[0023] The output of the counter 25 is a signal AS (see the time diagram of Fig. 5e) that passes to a "high" logical level, thus enabling the modules 21, 22, and 23 to load the streams of incoming bytes, only near the end of the interval t_0 . The actual writing of the streams into the modules 21 to 23 will start from the byte immediately following the first symbol S received after the enabling.

[0024] References 26, 27 and 28 indicate three additional receiving modules essentially formed by three FIFO memories. Reading from the memories 26, 27 and 28 is enabled only at the instant in which writing in all the alignment modules 21, 22 and 23 is started, with the addition of a possible additional delay to compensate (according to known criteria) possible jitter and wander phenomena introduced by the network R. Thus, reading will start at an instant adequately delayed with respect to the arrival, following the passage of AS to high level, of the first symbol S (S_1 in the example), associated to the most delayed stream. The generation of a corresponding signal enabling reading from the memories is well known to the person skilled in the art.

[0025] Lastly, reference 29 shows a bundling module that loads the outputs of the memories 26, 27 and 28 according to the same logic of alternation utilised during the transmission. The overall result is the building of the outgoing stream I_d performed by meeting the sequential incoming order. The differences in the propagation times through the network R are in fact absorbed due to the re-alignment action performed in the modules 21 to 23.

[0026] It is evident that the symbols S are not written into the memories 26, 27 and 28.

[0027] Thanks to the use of FIFO memories the solution according to the invention also allows compensating phenomena which may lead to a different time order of the different streams #1, #2, #3 within the interval D over which said information streams are distributed due to the propagation along the network R.

[0028] Obviously, while the principle of the invention remains unchanged, the implementation details and the embodiments may be widely modified with respect to

what described and illustrated above, without departing from the scope of the invention, so as will be defined by the following claims.

Claims

1. Method of transmitting digital signals, wherein a stream of incoming digital signals (I_a) is subdivided into a plurality of derived streams (I_b) to be transmitted on respective transmission links (R) and the derived streams so transmitted (I_c) are bundled again at a reception end to form a stream of outgoing digital signals (I_d), characterised in that it comprises the operations of:
 - inserting into said derived streams (I_b), simultaneously and with constant periodicity (T), symbols (S) that subdivide the information transmitted on said transmission links into packets of a same duration and time aligned during transmission,
 - recognising at said reception end said symbols (S) within said transmitted derived streams (I_c), the symbols associated to different derived streams being in general mutually time-shifted due to the transmission on said transmission links,
 - recovering the time alignment of the information packets present in said transmitted derived streams (I_c) by recovering the time alignment of the respective symbols (S), and
 - bundling again the transmitted derived streams (I_c) after having recovered the time alignment of the respective information packets.
2. Method according to claim 1, characterised in that said symbols (S) are strings of bits, such as bytes.
3. Method according to claim 1 or claim 2, characterised in that it comprises the operation of subdividing said incoming stream (I_a) into said derived streams (I_b) through a given law of sequential time distribution, and the operation of rebundling said transmitted derived streams (I_c) after having recovered their time alignment, according to an identical law of sequential time distribution.
4. Method according to any of the previous claims, characterized in that said transmitted derived streams (I_c) are time-shifted within an interval of predetermined maximum duration (D) due to the effect of the transmission on said transmission links, and said symbols (S) are inserted into said derived streams (I_c) with a constant periodicity (T), the duration of which is at least twice said predetermined duration (D).
5. Method according to claim 4, characterised in that it

comprises the operations of:

- detecting, within the set of said transmitted derived streams (I_c), at least one interval of a longer duration than said predetermined duration (D), in which said symbols (S) are absent, and
 - receiving each derived stream transmitted (I_c) starting from the first symbol (S) received after said interval of absence of said symbols (S).
6. A device for the transmission of digital signals, comprising at a transmitting end, means (10) for subdividing a stream of incoming digital signals (I_a) into a plurality of derived streams (I_b) to be transmitted on respective transmission links (R) and, at a receiving end, means (20; 21 to 29) for receiving the derived streams and bundling them again into a stream of outgoing digital signals (I_d), characterised in that said subdividing means (10) are arranged to insert into said derived streams (I_b), simultaneously and with constant periodicity (T), symbols (S) that subdivide the information transmitted on said transmission links into packets of a same duration and time aligned during transmission, and said receiving and bundling means (20, 21 to 29) comprise control means (24, 25) responsive to said symbols (S) and capable of generating an enabling signal (AS) to enable said receiving and bundling means (20, 21 to 29) to the ordered reception of said transmitted derived streams (I_c) in a time-aligned condition as a function of the time alignment of the symbols (S) detected within said transmitted derived streams (I_c).
 7. Device according to claim 6, characterised in that said control means (24, 25) comprise timing means (25) capable of identifying a time interval (t_0) in which no said symbol is received for the set of said transmitted derived streams (I_c); said timing means (25) selectively enabling first receiver modules (21 to 23) in said receiving and bundling means (20, 21 to 29) to load said transmitted derived streams (I_c) at the end of such absence interval.
 8. Device according to claim 6 or claim 7, characterised in that said receiving and bundling means comprise:
 - said first receiver modules (21, 22, 23), capable of detecting said symbols (S) present in said transmitted derived streams (I_c) and of generating respective recognition signals (S_1 , S_2 , S_3), and
 - second receiver modules (26, 27, 28), capable of receiving said transmitted derived streams (I_c) starting at a determined instant after the writing in said first receiver modules (21, 22,

23) and configured as storage units selectively enabled to load the transmitted derived streams (I_c) received from said first receiver modules (21, 22, 23) according to a First-In First-Out (FIFO) logic.

5

9. Device according to claim 8, characterised in that said control means (25) are arranged to enable (AS) the passage of said transmitted derived streams (I_c) from said first receiver modules (21 to 23) to said second receiver modules (26 to 28) in a condition in which the time alignment of said transmitted derived streams (I_c) has been recovered by mutually re-aligning the symbols (S) associated to said transmitted streams (I_c).

10

15

20

25

30

35

40

45

50

55

5






FIG. 4




FIG. 5

